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A Novel Technique of &O-,Treatment 
on NH3-Nitrided Oxide as Gate 
Dielectric for nMOS Transistors 
Xu Zeng, Pui To Lai, Member, IEEE, and Wai Tung Ng, Member, IEEE 
Abstract-A novel technique of N2 0 treatment on NH % -nitrided 
oxide is used to prepare thin gate oxide. Experiments on MOS 
capacitors and nMOSFET's with this kind of gate dielectric show 
that N r  0 treatment is superior to conventional reoxidation step 
in suppressing both electron and hole trappings and interface 
trap creation under high-field stress. Interface hardness against 
hot-carrier bombardment and neutral electron trap generation 
are also improved. Thus, NzO treatment on NH I-nitrided ox- 
ide shows excellent electrical and reliability properties, while 
maintaining sufficiently high nitrogen concentration in gate oxide 
which offers good resistance to dopant penetration. 
I. INTRODUCTION 
OS VLSI circuits require devices with high quality thin M gate and tunnelling oxides. The problems associated 
with charge flow under Fowler-Nordheim (F-N) and/or hot 
carrier injection through such oxides adversely affect device 
reliability, and are therefore of primary concern. In addi- 
tion, good diffusion-barrier property is a key requirement for 
gate oxide, especially in dual-gate CMOS technology, where 
p+ doped poly-Si gate pMOSFET's are used [ I ] .  Therefore, 
various oxynitride dielectrics fabricated by different techniques 
have been extensively investigated in  the past as an alternative 
to conventional Si02 in submicrometer MOS devices [2]-[15]. 
For example, NH3 nitridation can introduce sufficiently high 
nitrogen concentration [NI at the Si/SiOz interface which im- 
proves the interface hardness against hot-carrier bombardment. 
However, hydrogen-related species are also incorporated in 
the resulting oxides (NO), which introduce a large amount 
of electron traps and consequently increase electron trapping 
significantly [ 2 ] .  Reoxidation of NH3-nitrided oxides (RONO) 
can only partially eliminate the nitridation-induced electron 
traps [2] ,  [3] .  Recently developed NzO-nitrided (N20N) [4], 
[5]  and N20-grown (N20G) [6] oxides eliminate hydrogen- 
related species from processing environment, but these kinds 
of oxides may not contain sufficient nitrogen to prevent boron 
penetration from p+ doped poly-Si gate [7]. In this paper, a 
new technique, namely NzO treatment of NH3-nitrided oxides 
(NzONO), is proposed. On the basis of preliminary study 
[SI, [9], the charge-trapping properties and device degradation 
under both F-N high-field stress and channel hot-carrier stress 
on MOS capacitors and nMOSFET's with this kind of oxide 
are studied comparatively in more detail with four other kinds 
of oxides, with emphasis on the comparison between the 
reoxidation step and N 2 0  treatment. 
11. EXPERIMENTAL 
MOS capacitors and nMOSFET's were fabricated on 
6-8 62cm (100) p-type Si substrate using conventional II+ 
polysilicon-gate MOS technology. The channel doping of 
nMOSFET's (-2 x cm-3) was controlled by boron 
implant through a sacrificial oxide which was stripped after 
the implant. Then, five kinds of gate dielectrics were prepared 
according to the conditions listed in Table 1. Note that the 
oxidation durations for the five gate dielectrics are slightly 
different in order to achieve similar thickness of resulting 
oxides. All gate oxides were finally annealed in N2 at 950 "C 
for 25 min. Polysilicon-gate, 450 nm-thick, was then deposited 
by LPCVD at 625 "C, followed by phosphorous diffusion at 
9.50 "C and annealed in nitrogen at 960 "C for 20 min. Gates 
were defined by RIE etching. A1 metallization and sintering 
in forming gas at 430 "C for 30 min completed the process. 
The equivalent thickness of gate dielectrics is listed in Table I 
as measured by CV techniques. No passivation film was used. 
The experimental set-up used to test and stress the devices 
consisted of an HP 4145B semiconductor parameter analyzer 
for constant current injections, stresses, and measurements, an 
HP 4140B pA meter and an HP 4284A precision LCR meter 
for quasistatic and high-frequency (1 MHz) CV measurements 
respectively. All instruments used were controlled by a desktop 
computer. F-N injections on capacitors were performed at a 
constant current level of -1 mA/cm2 (negative gate bias), 
which corresponded to an average electric field in the oxide 
of 9-10 MV/cm. This current density was comparable to 
those encountered in E*PROM's. CV measurements on the 
capacitors were alternated with F-N injections to determine 
the flatband voltage (VFB) and interface state density (Dit-ir,). 
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TABLE I 
GATE OXIDE FABRICATION CO DITIONS AND THE INITIAL PROPERTIES MFASURED ON MOS CAPACITORS 
samples oxidaticin nitridation the third step Nr(l0" cm-') D,,,(10" eV'cm-') thickness (A) 
(35 min) (30 min) 
OX Oz , 850 "C, 70 min ------- -----__ 0.1 0.6 138 
N20N 02, 850 "C, 60 min NzO ,950  "C __-_-_ 0.3 1.7 142 
NO 02 ,  850 "C, 70 min NH, ,950  "C _ _ _ _ _ _ _  10 3.0 136 
N20NO 02 ,  850 "C, 65 min NH3 ,950  "C N ~ 0 , 9 5 0  "C 5 1.8 128 
RONO 02,  850 "C, 70 min NH3, 950 "C 0 2 ,  950 "C 6 1.6 126 
rate of these oxides [lo]. The area of the capacitors was 
100 x 200 pm2. To stress the nMOSFET's, a constant injection 
current density of 0.5 mA/cmz with the gate positively biased 
was applied to the gate while ithe source and drain shorted 
to the substrate and grounded. The shifts in the threshold 
voltage (I+) and subthreshold gate-voltage swing (S) of the 
devices were taken as measures of device degradation. V, 
was defined as the linearly extrapolated value of gate voltage 
at I D  = 0 with VD = 50 mV. S was calculated as the gate- 
voltage swing needed to reduce subthreshold current by one 
decade. To minimize small-size effects and to ensure uniform 
F-N injection, nMOSFET's with large device dimensions 
(L /W = 100 pm/100 pm) were selected in this stress. 
Moreover, hot carrier reliability under various stress conditions 
was studied on the nMOS transistors with smaller device 
size (Wdrawn/Lcjrawn = 12/1.2 pm). The effective channel 
length L,E was 1.0 pm (AL = 0.2 pm), as was extracted by 
measuring ZV characteristics on a group of nMOSFET's with 
different channel lengths but saime width based on BSIMPro 
program [ l  I ] .  All measurements in this work were conducted 
at room temperature. 
111. RESULTS AND DISCUSSIONS 
A. Initial Characteristics 
Initial fixed charge ( N f )  and -midgap interface state density 
extracted from CV data on MOS capacitors with 
various gate dielectrics are presented in Table I. Like the 
reoxidation step for RONO samples, the N 2 0  treatment on 
NO samples (N20NO) reduces ithe N f  to the similar level as 
R O N 0  samples, and the Dit-nl values are comparable among 
the N2ON, RONO, and N20NO samples. The dependence 
of initial transconductance (GTIL) on gate voltage (VG) of 
nMOSFET's with different gate dielectrics is shown in Fig. 1.  
Lower peak G,, is found in the NO, RONO and N20NQ gate 
oxide devices, as compared to OX and N20N devices due to 
the relatively heavy nitridation of gate oxides [ 2 ] .  However, 
N2ONO device exhibits less peak G,  degradation than NO 
and RONO device. And improved G, in the high-Vc: regime 
is observed in RONO and N20NO gate oxide devices when 
compared with OX devices, which is typical as a result of 
nitridation-induced residual mechanical stress [ 121. Since this 
phenomenon is not observed in the N20N device, it can be 
deduced that the nitridation level in the N2ON device is quite 
low and might not be sufficient to prevent boron penetration 
in p+ poly-gate pMOSFET's. 
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Fig. I .  
devices with OX, R O N O ,  NO, N z O N ,  and NzONO gate dielectrics. 
Dependence of initial transconductance on gate bias for the nMOS 
B. Oxide Characteristics of MOS Capacitors 
under High-Field Stress 
Electron trapping properties of oxides were studied by 
monitoring the change in gate voltage (AV,) to maintain a 
constant current density (-1 mA/cm2) in MOS capacitors. As 
shown in Fig. 2, in general, NO oxides show the largest AVc, 
indicating significant electron trapping by NH3-nitridation- 
induced electron traps [13]. On the other hand, N2ONO 
oxides show only a small AV,, suggesting greatly suppressed 
electron trapping, which is comparable to NzO-nitrided oxides 
(N20N) and superior to RONO and conventional thermal 
oxides (OX). In detail, in the lower injection fluence region 
where AV, does not go up linearly, electron trapping mainly 
takes place in pre-existing traps. In NO oxides, hydrogen- 
related species such as -H and -OH bonds produced by the 
decomposition of NH3 in the oxide bulk are mainly responsible 
for these traps [14]. Therefore, results in Fig. 2 indicate that 
N 2 0  treatment ( N 2 0 N 0  oxide) is more effective in reducing 
these electron traps than reoxidation process (RONO oxide) 
by annealing out the hydrogen. The amount of pre-existing 
electron traps in NzONO oxides is similar to that in N20N 
oxides. In the higher injection fluence region where A V ,  goes 
up linearly, electron trapping is dominated by newly generated 
electron traps. The generation rate is constant and proportional 
to d V G / d F ,  where F is tunnelling fluence [15]. Consequently, 
the lowest electron trap generation rate is observed in Fig. 2 
for NzQNO oxides. Fig. 3 gives some typical quasistatic 
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Fig, 4. Increase in midgap interface state density (AD;,-,,  of MOS capac- 
itors with different gate dielectrics under F-N injection stress (- I mA/cm2). 
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Fig. 5 .  Flatband voltagc shift versus injected charge density on MOS 
capacitors for different gate dielectrics under the same stress condition 
as that used in Fig. 4. 
Fig. 3 .  
after 
Typical normalized quasistatic capacitance-voltage charactcrislics 
mA/c,,2) for several kinds of capacitors. of injection ( Tc; = 
capacitance characteristics after 6 min of high-field injection 
(-- 1 mA/cm2). The extracted midgap interface-state creation 
(AD;tp,r,) due to the stress is presented in Fig. 4. Increased 
interface state generation (AD;,) is observed in NO oxides as 
compared to OX oxides [13], [17]. However, AD;, in NPONO 
oxides is comparable to the N 2 0 N  oxides and superior to 
RONO and OX oxides. Large AD;,  in NO oxides is attributed 
to a distorted interfacial region due to the formation of 
mismatched Si-N bonds in the Si-0 network. N20 treatment 
on NO oxides significantly suppresses this undesirable effect, 
as seen from Fig. 4. 
Depicted in Fig. 5 is the corresponding flatband voltage 
shift (AVFB) under the same stress condition as that used 
in Fig. 4. Unlike AV,, which is most sensitive to charges 
located near the cathode, AVFB is the combined effect of 
charge trapping at the interface states and in the bulk oxide, 
and mainly reflects the charges near the Si/gate-oxide interface 
1181. A large positive AVFB in NO oxide, shown in  Fig. 5 ,  
indicates severe negative charge trapping, and in this case, 
bulk trapping plays a major role in determining AVFB. For 
the other four dielectrics, a negative-going shift in VFE, is 
observed, implying the trapping of positive charges. In Ithis 
case, trapping near the interface dominates since bulk electron 
trapping is greatly suppressed in these four gate oxides, as is 
evident in Fig. 2. The positive charges are due to generated 
donor-like interface states [ 191, which are positively char,ged 
when they are unoccupied under CV measurement conditions, 
and/or the generation of positively charged "slow states," or 
"anomalous positive char,ge" (APC) [20]. From Fig. 5 ,  we can 
see N 2 0 N 0  and RONO oxides exhibit least donor-type D;+ 
or APC generation. 
C. Hole Trapping Properties of' MOS Capacitors 
Hole trapping in the gate dielectric is a key phenomenon for 
the reliability of nMOS transistors [21] and oxide breakdown 
1910 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL 43, NO. 1 I ,  NOVEMBER 1996 
0 1 2 3 4 5 6 7 
injection fluerice ( IO l6 / cm * ) 
S. 
E 
v 
a, 
D m 
0 > 
c.r - 
I- 
3 5 [ . , . , . , , , , , ,  
*-- RONO 
-=- N20N -- N20N 
0 I I I . I , I . I .  
0.0 0.3 0.6 0.9 1.2 1.5 1.8 
Injected charge (C) 
Fig. 7. 
(7c = +o. j  , m ~ / c m 2 ) .  
The shift of threshold voltage vs injected charge for the five kinds 
Fig. 6. Gate voltage shift versus injected electron fluence during low-density of n ~ ~ ~ ~ ~ ~ ' s  under gate voltage F.N current 
constant current injection ( 7 ~  = -10 pA/cm') on MOS capacitors for 
various kinds of oxides. 
40 
under high-field current injection stress [22]. Hole trapping 
rate of the oxides studied was investigated by applying a 
low-density constant current (-0.01 mA/cm2) stress on MOS 
capacitors. The data are presented in Fig. 6. The trapping of 
positive charge is characterized by the gate voltage reduction 
during the initial period of current stressing in a low electron 
fluence region (<1017/cm2). According to this figure, N20 
treatment after NH3-nitridation '(NzONO) is superior to the 
reoxidation process (RONO) in suppressing hole trapping. 
Our results also show that NH3-nitridation reduces the hole 
trapping as compared to the control oxide, in agreement with 
the previous reports in [23],  [24] on the basis of measurements 
using both the hole avalanche irijection and high-field stress 
further decrease the hole trapping, as the case in our sample 
shown in Fig. 6. It has been pointed out that a relatively heavy 
the hole trap density, which is clorrelated to the formation of 
an oxygen-rich layer near the silicon interface 1231. Further, 
it appears that the hole trapping takes place mainly in the 
pre-existing traps, since low applied voltage required for low 
current density injection is less .likely to produce traps. This 
argument is further supported by the voltage saturation trend 
at the higher-fluence regime in the Fig. 6. The appearance of 
positive charges is believed to b'e due to the holes generated 
at the anode interface as a result of impact ionization by 
tunnelling electrons and subsequsently trapped near the anode 
valence band edge 1251. 
D. NMOSFET Degradation under F-N Stress 
Figs. 7 and 8 describe the degradations of VT and 
S in nMOSFET's ( L / W  = 100 pm/100 pm) with in- 
creasing injected charge under F-N constant current stress 
(+O.S mA/cm2). NzONO oxide is superior to OX, NO, and 
RON0 oxides in terms of Vr and S shifts, and is slightly 
worse than N20N oxide. It is worth noting that, although 
AV, of OX and NO oxides are comparable as shown in 
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Fig. 8. The shift in subthreshold gate-voltage swing versus injected charge is required to bring about a further reduction Of for the five kinds of nMOSFET's under the same Stress condition as that used 
in Fig. 7. 
Fig. 7, the corresponding A S  of OX oxide is much larger 
than that of NO oxide, as can be seen in Fig. 8, indicating 
the AV* of OX devices mainly arises from the interface state 
generation, while the AV,, of NO devices is dominated by bulk 
charge trapping due to a high density of electron traps. Both 
mechanisms are greatly suppressed especially in the NzONO 
and N2ON oxides. The results in Figs. 7 and 8 also suggest 
that N 2 0  treatment on the NH3-nitrided oxide (N20NO) gives 
better gate oxide quality than reoxidation treatment (RONO). 
E. NMoSFET's Degradation under 
Hot Carrier Stress 
Three hot-carrier stress conditions were employed to inves- 
tigate the reliability of nMOS transistors with the different 
gate dielectrics studied. The first one is called channel hot 
electron (CHE) stress with VG = V, = 6.5 V, which induces 
mainly electron traps in the gate oxide and fills them with the 
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injected channel hot electrons [26].  The second one is drain 
avalanche hot carrier (DAHC) stress. During this stressing, 
the gate voltage is adjusted to achieve maximum substrate 
current (Ib,max) ,  while the drain voltage is increased to the 
drain avalanche regime (VD = 7 V), which is characterized 
by a sharp increase in drain current as a result of electron-hole 
pair generation through impact ionization in drain junction. 
The bias conditions for the CHE and DAHC stressings are 
illustrated by the A and B points, respectively, in the inset 
of Fig. 9. Low gate voltage hot-carrier stressing (V, z 
V D / ~ ,  VD = 7 V) was employed as the third one. During 
this type of stressing, both hole and electron traps are created 
in gate dielectrics, as well as a small quantity of interface states 
1271, 1281, as a result of the injection of hot holes generated by 
impact ionization [29]. However, since the generated electron 
traps are initially neutrally charged, a short electron injection 
phase (at VG = VD = 6.5 V for 20 s) was used to 
fills the neutral electron traps so that their influence on the 
ID-VG curves can be fully characterized 1271. Such damage is 
especially important in dynamic operating environment where 
neutral traps can be generated and filled, resulting in enhanced 
degradation [30]. Source and substrate were tied to ground in 
all the above stress measurements. 
Threshold voltage shifts (AVT) of nMOS devices with OX, 
N20N, NzONO, and RONO gate dielectrics under CHE and 
DAHC stressings for 2400 s are shown in Fig. 9. Largest 
AV, is observed for RONO device in channel electron in- 
jection stress (VG = V, = 6.5 V). While N2ONO device 
exhibits much smaller AV,, which is comparable with OX 
and N 2 0  devices. This result indicates that N 2 0  treatment 
after NH3-nitridation is much more effective than reoxidation 
process in reducing electron traps induced by NHJ-nitridation. 
Under DAHC stress (Ib,max and V, = 7 V), both R O N 0  
and N20NO devices show much suppressed V, degradation 
than OX device, since interface state generation now is the 
dominant damage [26]. llevices with nitrided gate dieleclrics 
therefore exhibit enhanced interface resistance against stress 
degradation than conventional thermal oxide as a result of 
interfacial nitrogen incorporation, which introduces stronger 
Si-N bonds ( E s 1 - ~  N 4.6 eV) [16], 1311 and relaxes interfacial 
strained Si-0 bonds [32]. Higher [NI may exist in the NzClNO 
oxide than RONO oxide, since reoxidation step reduces not 
only hydrogen concentration, but also [NI both at surface 
and in the bulk [16]. Thus, improved immunity of interface 
state generation under hot-carrier bombardment in the N201NO 
oxide as compared to RONO oxide is expected. 
Changes in threshold voltage ( VT) and peak linear transcon- 
ductance (G,) of the nMOS devices with the gate dieleclrics 
ytudied under low VG stress for 2400 s and subsequent 20 s of 
electron injection are given in Fig. 10(a) and (b), respectively. 
A negative V, shift and an increase in G, are observed in 
the first low VG stress phase due to the channel shortening 
effect caused by hole trapping in gate dielectrics local [zed 
near the drain junction 1'271, 1281. This property could be used 
as an estimate of hole injection into the gate dielectric. The 
results shown in curve A of Fig. 10(a) and (b) indicate that 
N20N oxide has minimum hole trapping and OX oxide has 
the maximum. N20NO oxide, once again, exhibits slightly 
improved hole trapping property, in agreement with the results 
in Fig. 6 obtained from low-density constant current stress. 
Subsequent short electron injection shifts the curve A to 13 as 
shown in Fig. 10. Large positive VT shift and G, degradation 
are obtained due to compensation of trapped holes and filling 
of neutral electron traps by injected electrons. It should be 
1912 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 43, NO. 11 ,  NOVEMBER 1996 
ri M OS F ETs 
\N/L=I 2p m/lp m 
”\ 
n MOS F ETs 
W/L=I& m/lk m 
4 I I -
ox RONO N20N N20NO 
(b) 
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dielectrics. Curve A: immediately after low gate voltage stress at 1 C: = 1 V, 
I,’, = 7 V for 2000 s. Curve B: following a short electron injection phase 
at 11’~ = Vu = 6.3 V for 20 S. 
noted that the electron injection itself introduced negligible 
damage because of its short stress time, as is verified by 
measuring fresh devices. As expected, NzONO oxide shows 
suppressed neutral electron trap generation under low V, stress 
in comparison with RONO oxide, as indicated by curve B in 
Fig. 10, since the neutral electron traps are believed to be 
created through the recombination of injected electrons and 
trapped holes [33] and hole trap density in N2ONO oxide 
has been verified to be lower than that in RONO oxide. 
Furthermore, the neutral traps are likely to lie in the vicinity 
of interface because the injected holes are unable to penetrate 
deep in the dielectric bulk [34]. Therefore, their influence 
on device characteristics is significant. Thus, suppression of 
this kind of damage is critical in improving device reliability, 
especially under AC dynamic stress [30]. 
IV. CONCL,USION 
In conclusion, a new technique of NzO treatment on NH3- 
nitrided oxide is used to prepare thin gate dielectric for 
nMOS transistors. The charge-trapping properties of the gate 
dielectrics on MOS capacitors and degradation of nMOSFET’s 
under F-N constant current stresses and channel hot-carrier 
stresses were comparatively investigated among several di- 
electrics fabricated by different techniques. We have found that 
this new kind of oxide (NzONO) has significantly lower pre- 
existing bulk electron and hole traps, and greatly suppresced 
bulk electron trap and interface state generation under F-N 
stress as compared to reoxidized NHy-nitrided (RONO) ox- 
ide. Moreover, various channel hot-carrier stress experiments 
demonstrate that electron trapping, interface damage, and 
neutral electron trap generation under channel hot-carrier stress 
of nMOSFET’s with N2ONO gate oxide are less than the ones 
of devices with RON0 gate oxide, which can be attributed to 
the N 2 0  treatment giving a higher nitrogen concentration [NI 
in N20NO oxide. As for the comparison between NzONO and 
NZO-nitrided (N20N) oxides, the former one shows slightly 
worse reliability properties. However, it has higher [NI through 
the use of NHj nitridation. This higher [NI in NzONO oxide 
gives rise to a better resistance to boron diffusion in pt poly- 
gate p-MOSFET’s, which could be a serious problem if N2ON 
oxide is used as gate oxide. 
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